

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/672,131	09/27/2000	Gary S. Kitten	M-8847 US	7081	
7590 03/04/2005		EXAMINER			
David L McCombs			LEE, CHRISTOPHER E		
Haynes And Bo 901 Main Stree		ART UNIT	PAPER NUMBER		
Suite 3100		2112			
Dallas, TX 75202-3789			DATE MAILED: 03/04/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	,	Application	No.	Applicant(s)				
Office Action Summary		09/672,131		KITTEN ET AL.				
		Examiner		Art Unit				
		Christopher		2112				
The MAILI Period for Reply	NG DATE of this communication	appears on the c	over sheet with the c	orrespondence ac	Idress			
THE MAILING DA - Extensions of time ma after SIX (6) MONTHS - If the period for reply s - If NO period for reply - Failure to reply within Any reply received by	STATUTORY PERIOD FOR REATE OF THIS COMMUNICATION be available under the provisions of 37 CF form the mailing date of this communication specified above is less than thirty (30) days, as specified above, the maximum statutory pethe set or extended period for reply will, by significant than three months after the influstment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event n. a reply within the statuto eriod will apply and will e tatute, cause the applica	, however, may a reply be tim ry minimum of thirty (30) days expire SIX (6) MONTHS from tition to become ABANDONEI	nely filed s will be considered timel the mailing date of this c D (35 U.S.C. § 133).	ly. communication.			
Status	•	•						
1) Responsive	e to communication(s) filed on \underline{o}	03 January 2005.	·					
2a)⊠ This action	☐ This action is FINAL . 2b)☐ This action is non-final.							
· —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claim	ıs							
4a) Of the a 5) Claim(s) 6) Claim(s) 1- 7) Claim(s)	3,6-10 and 13-15 is/are pending bove claim(s) is/are with is/are allowed. 3,6-10 and 13-15 is/are rejected is/are objected to are subject to restriction are	ndrawn from cons	ideration.					
Application Papers								
9) The specific	ation is objected to by the Exar	miner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.	S.C. § 119							
a) All b) Certi 2. Certi 3. Copi appli	iment is made of a claim for force. Some * c) None of: fied copies of the priority docume fied copies of the priority docume es of the certified copies of the cation from the International But ched detailed Office action for a	nents have been nents have been priority documen ureau (PCT Rule	received. received in Application ts have been received 17.2(a)).	on No ed in this National	l Stage			
Attachment(s)				(D=D_1)=-				
1) Notice of Reference 2) Notice of Draftspers	es Cited (PTO-892) son's Patent Drawing Review (PTO-948		4) Interview Summary (PTO-413) Paper No(s)/Mail Date					
	ure Statement(s) (PTO-1449 or PTO/SE	B/08) 5		nformal Patent Application (PTO-152)				

Application/Control Number: 09/672,131 Page 2

Art Unit: 2112 RCE(2) Final Office Action

DETAILED ACTION

Receipt Acknowledgement

1. Receipt is acknowledged of the Amendment filed on 3rd of January 2005. Claims 1, 2, 8 and 9 have been amended; no claim has been canceled; and no claim has been newly added since the RCE(2) Non-Final Office Action was mailed on 8th of October 2004. Currently, claims 1-3, 6-10 and 13-15 are pending in this application.

5

15

20

Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- Claims 1-3, 6-10 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Phu et al. [US 6,321,278 B1; hereinafter Phu] in view of what was well known in the art, as exemplified by Jones et al. [US 4,776,203].

Referring to claim 1, Phu discloses an apparatus (i.e., computer system in Figs. 1A and 1B) comprising: a first audio input/output (I/O) connector (i.e., line-out jack 500 of Fig. 5) provided for coupling to a first audio I/O device (i.e., external loudspeakers 104 in Fig. 1A; See col. 7, lines 60-62); a second audio I/O connector (i.e., headphone jack/switch 405 of Fig. 5) provided for coupling to a second audio I/O device (i.e., headphone 106 of Fig. 1A; See col. 6, lines 35-38); said first and second connectors (i.e., line-out jack and headphone jack/switch) being coupled to an audio controller (i.e., coupled to Sound Device 116 in Fig. 5; See col. 9, lines 11-12) by a circuit (i.e., by a circuit including audio switch 220, unity gain amplifier 510, lines 418, 420, 520, 522, and resistor 404, 414, etc. in Fig. 5); and means for reducing noise (i.e., transistor switch 412 connected to voltage and ground in Fig. 5) coupled onto said first I/O connector (i.e., line-out jack) and limiting such noise (i.e., a sound signal from said line-out jack to said external loudspeakers, viz., unwanted sound signal to said loudspeakers) from interfacing with a signal from said second audio I/O connector (i.e., a sound signal from said headphone jack/switch to said

5

10

15

20

headphone, viz., desired sound signal to said headphone), and said means for reducing noise including a transistor (i.e., transistor switch 412 of Fig. 5) coupled to said first and second connectors and to ground (See Fig. 5 and col. 5, lines 51-65), said transistor (i.e., transistor switch) connected to pull said first device (i.e., external loudspeakers) coupled to said first I/O connector (i.e., line-out jack) to a zero voltage level (i.e., a logic "0") when said second device (i.e., headphone) is coupled to said second I/O connector (i.e., headphone jack/switch; See col. 5, line 66 through col. 6, line 7 and lines 35-60).

Phu does not expressly teaches said transistor is a field effect transistor.

The Examiner takes Official Notice that a field effect transistor being used as a transistor for switching connection (i.e., short circuit or removing said short circuit operations), is well known to one of ordinary skill in the art, as evidenced by Jones (See FET 20 of Fig. 1 and col. 3, lines 50-68).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have used said field effect transistor (i.e., FET) as said transistor (i.e., transistor switch) since it would have provided a cheaper and simpler arrangement for manufacturing because said field effect transistor (i.e., FET) could be built into a printed circuit board simply (See Jones, col. 2, lines 13-17).

Referring to claim 2, Phu teaches a PCI bus (i.e., Primary PCI Bus 12 of Fig. 1B) connecting a PCI card slot (i.e., means for connecting Primary Memory Controller/Bridge 160 to said Primary PCI Bus 12 in Fig. 1B) to a card/bus controller (i.e., Primary Memory Controller/Bridge 160 of Fig. 1B; in fact, said Primary Memory Controller/Bridge connecting one or more buses such as Host Bus 144, Memory Bus 52, AGP Bus 16 in Fig 1B), said audio controller (i.e., Sound Device 116 of Fig. 5) connected to said PCI bus (i.e., said Sound Device 116 is connected to said Primary PCI Bus 12 via PCI/ISA Bridge 20 in Fig. 1B; See col. 3, lines 44-47), and an I/O controller hub (i.e., PCI/ISA Bridge 20 of Fig. 1B) connected to said PCI bus (i.e., said PCI/ISA Bridge 20 is connected to said Primary PCI Bus 12 in Fig. 1B).

5

10

15

20

Referring to claim 3, Phu teaches a super I/O controller (i.e., Super I/O device 40 of Fig. 1B) connected to said I/O controller hub (i.e., said Super I/O device 40 being connected to said PCI/ISA Bridge 20 in Fig. 1B; See col. 3, lines 44-47).

Referring to claim 6, Phu teaches said first audio I/O connector comprises a jack (i.e., line-out jack 500 of Fig. 5).

Referring to claim 7, Phu teaches said second audio I/O connector comprises a jack (i.e., headphone jack/switch 405 of Fig. 5).

Referring to claim 8, Phu discloses a computer system (i.e., computer system in Figs. 1A and 1B) comprising: a processor (i.e., Processor 10a of Fig. 1B); a memory (i.e., Primary Memory 164 of Fig. 1B) coupled to said processor (i.e., said Primary Memory 164 being coupled to said Processor 10a via Primary Memory Controller/Bridge 160 in Fig. 1B); an audio controller (i.e., Sound Device 116 of Fig. 1B; See col. 9, lines 11-12) coupled to said processor (i.e., said Sound Device 116 being coupled to said Processor 10a via PCI/ISA Bridge 20 and Primary Memory Controller/Bridge 160 in Fig. 1B); a first audio input/output (I/O) connector (i.e., line-out jack 500 of Fig. 5) coupled to said audio controller (i.e., said line-out jack 500 being coupled to said Sound Device 116 in Fig. 5) and provided for coupling to a first audio I/O device (i.e., external loudspeakers 104 in Fig. 1A; See col. 7, lines 60-62); a second audio I/O connector (i.e., headphone jack/switch 405 of Fig. 5) coupled to said audio controller (i.e., said headphone jack/switch 405 being coupled to said Sound Device 116 in Fig. 5) and provided for coupling to a second audio I/O device (i.e., headphone 106 of Fig. 1A; See col. 6, lines 35-38); and a transistor (i.e., transistor switch 412 of Fig. 5) coupled to said first and second connectors and to ground (See Fig. 5 and col. 5, lines 51-65), said transistor (i.e., transistor switch) connected to pull said first device (i.e., external loudspeakers) coupled to said first I/O connector (i.e., line-out jack) to a zero voltage level (i.e., a logic "0") when said second device (i.e., headphone) is coupled to said second I/O connector (i.e., headphone jack/switch; See col. 5, line 66 through col. 6, line 7 and lines 35-60), said transistor functioning as a

Application/Control Number: 09/672,131

Art Unit: 2112 RCE(2) Final Office Action

Page 5

means for reducing noise (i.e., transistor switch 412 being connected to voltage and ground in Fig. 5 for on/off control of unwanted signals) coupled onto said first I/O connector (i.e., line-out jack) and limiting such noise (i.e., a sound signal from said line-out jack to said external loudspeakers, viz., unwanted sound signal to said loudspeakers) from interfacing with a signal from said second audio I/O connector (i.e., a sound signal from said headphone jack/switch to said headphone, viz., desired sound signal to said headphone).

Phu does not expressly teaches said transistor is a field effect transistor.

10

15

20

The Examiner takes Official Notice that a field effect transistor being used as a transistor for switching connection (i.e., short circuit or removing said short circuit operations), is well known to one of ordinary skill in the art, as evidenced by Jones (See FET 20 of Fig. 1 and col. 3, lines 50-68).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have used said field effect transistor (i.e., FET) as said transistor (i.e., transistor switch) since it would have provided a cheaper and simpler arrangement for manufacturing because said field effect transistor (i.e., FET) could be built into a printed circuit board simply (See Jones, col. 2, lines 13-17).

Referring to claim 9, Phu teaches a PCI bus (i.e., Primary PCI Bus 12 of Fig. 1B) connected to a PCI card slot (i.e., means for connecting Primary Memory Controller/Bridge 160 to said Primary PCI Bus 12 in Fig. 1B) to a card/bus controller (i.e., Primary Memory Controller/Bridge 160 of Fig. 1B; in fact, said Primary Memory Controller/Bridge connecting one or more buses such as Host Bus 144, Memory Bus 52, AGP Bus 16 in Fig 1B), said audio controller (i.e., Sound Device 116 of Fig. 5) connected to said PCI bus (i.e., said Sound Device 116 is connected to said Primary PCI Bus 12 via PCI/ISA Bridge 20 in Fig. 1B; See col. 3, lines 44-47), and an I/O controller hub (i.e., PCI/ISA Bridge 20 of Fig. 1B) connected to said PCI bus (i.e., said PCI/ISA Bridge 20 is connected to said Primary PCI Bus 12 in Fig. 1B).

5

10

15

20

Referring to claim 10, Phu teaches a super I/O controller (i.e., Super I/O device 40 of Fig. 1B) connected to said I/O controller hub (i.e., said Super I/O device 40 being connected to said PCI/ISA Bridge 20 in Fig. 1B; See col. 3, lines 44-47).

Referring to claim 13, Phu teaches said first audio I/O connector comprises a jack (i.e., line-out jack 500 of Fig. 5).

Referring to claim 14, Phu teaches said second audio I/O connector comprises a jack (i.e., headphone jack/switch 405 of Fig. 5).

Referring to claim 15, Phu teaches said first connector (i.e., line-out jack 500 of Fig. 5) and said second audio I/O connector (i.e., headphone jack/switch 405 in Fig. 5), each comprise a jack (i.e., combination jack; See Abstract).

Response to Arguments

4. Applicant's arguments filed on 3rd of January 2005 with respect to claims 1 and 8 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 09/672,131

Art Unit: 2112

5

10

RCE(2) Final Office Action

Page 7

Any inquiry concerning this communication or earlier communications from the examiner should

be directed to Christopher E. Lee whose telephone number is 571-272-3637. The examiner can normally

be reached on 9:30am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark

H. Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this

application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be obtained

from either Private PAIR or Public PAIR. Status information for unpublished applications is available

through Private PAIR only. For more information about the PAIR system, see http://pair-

direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Christopher E. Lee Examiner

Art Unit 2112

15

Primary Patent Examiner Technology Center 2100